Single-crystal Ge nanowires are synthesized by a low-temperature ͑275°C͒ chemical vapor deposition ͑CVD͒ method. Boron doped p-type GeNW field-effect transistors ͑FETs͒ with back-gates and thin SiO 2 ͑10 nm͒ gate insulators are constructed. Hole mobility higher than 600 cm 2 /V s is observed in these devices, suggesting high quality and excellent electrical properties of as-grown Ge wires. In addition, integration of high-HfO 2 ͑12 nm͒ gate dielectric into nanowire FETs with top-gates is accomplished with promising device characteristics obtained. The nanowire synthesis and device fabrication steps are all performed below 400°C, opening a possibility of building three-dimensional electronics with CVD-derived Ge nanowires. © 2003 American Institute of Physics. ͓DOI: 10.1063/1.1611644͔
Chemically derived nanotube and nanowire materials have attracted much attention as candidates for future electronic components including field-effect transistors ͑FETs͒.
1-6 Currently, for further device scaling and miniaturization, germanium is of renewed interest as an electronic material to complement silicon due to its higher carrier mobility and the trend in gate dielectrics evolution. This letter reports the fabrication of FETs based on Ge nanowires ͑GeNWs͒ synthesized by a recently developed lowtemperature chemical vapor deposition ͑CVD͒ method. Back-gated and top-gated GeNW FETs are constructed, with SiO 2 and high-͑ϳ17͒ HfO 2 gate dielectrics, respectively. Promising device characteristics are obtained with these devices.
GeNWs were synthesized by CVD of germanium at 275°C on Au nanocolloids ͑20 nm in diameter͒, 7 via the vapor-liquid-solid ͑VLS͒ growth mechanism. 7, 8 To facilitate device integration, patterned growth of GeNWs was carried out using a technique previously developed for patterned growth of carbon nanotubes. 9, 10 For synthesis of B-doped GeNWs, 10 ppm B 2 H 6 in H 2 was used in the CVD. This simple low-temperature CVD method reliably yielded single-crystal GeNWs with average diameters ϳ20 nm and lengths ϳ10m ͑Fig. 1͒. After CVD, the substrate was heated in air at 400°C for 2 h to activate B dopants in the GeNWs, followed by a HCl etch to remove the germanium oxide layer on the nanowires. GeNWs emanating from the patterned growth sites were then contacted by metal source ͑S͒ and drain ͑D͒ electrodes by lithography on a polymer resist, metal evaporation and liftoff. 10 Arrays of two terminal GeNWs were obtained on a single chip, with a yield of ϳ30% for devices comprising of single wires bridging S and D determined by scanning electron microscopy imaging of the device array.
The first type of GeNW FETs used the back-gate configuration ͓Fig. 2͑a͔͒, with SiO 2 (t ox ϭ10 nm) as gate dielectric and Pd as the S/D contact metal. The Pd contacts were annealed in Ar at 250°C for 1 h in order to obtain ohmic contact. 11 The S-D distances ͑channel lengths͒ are L ϭ5 m ͓Fig. 2͑b͒ inset͔. Typical current versus gate voltage ͓I ds versus V gs , Fig. 2͑b͔͒ and current versus S-D bias voltage ͓I ds versus V ds , Fig. 2͑c͔͒ characteristics of the backgated GeNW ͑ϳ20 nm in diameter͒ FETs exhibit I ON /I OFF ϭ10 3 , linear resistances of 500 k⍀ for the ON state, subthreshold slope of Sϳ300 mV/decade, transconductance in the linear triode region (V ds ϭϪ0.1 V)g m ϭdI ds /dV gs ϭ0.21 S, and maximum ON state current on the order of ϳ3 A per GeNW. Devices made from GeNWs grown in the absence of B 2 H 6 during CVD are highly insulating under a wide range of V gs . This suggests that B-doping of GeNWs is effective when diborane is introduced to the CVD growth system.
To estimate the hole carrier mobility in the back-gated GeNW FETs, we first calculate the coupling capacitance be- APPLIED PHYSICS LETTERS VOLUME 83, NUMBER 12 22 SEPTEMBER 2003 tween the GeNW channel and the back-gate through the t ox ϭ10-nm-thick SiO 2 gate dielectric. Within the cylinder-onplate model, the capacitance is,
where ϳ3.9 is the dielectric constant of SiO 2 , Lϳ5 m is the GeNW channel length, and rϭ10 nm is radius of the GeNW. The estimated gate capacitance is then C ox ϳ0.82 fF ͑0.16 fF per 1 m of channel length͒. Next, we assume the metal-oxide semiconductor field-effect transistor ͑MOSFET͒ model 13 and use the I ds -V ds characteristics of the GeNW FETs in the linear triode region to deduce the hole mobility via
With this method, we extract a hole-mobility versus gatevoltage plot ͓Fig. 2͑d͔͒ that exhibits a shape similar to that expected for the universal mobility curve with a low field hole mobility of ϳ600 cm 2 /V s. 14 We note, however, that hysteresis does exist in the current versus gate sweeps for these prepared devices from as-grown GeNWs without intentional surface passivation. Our transconductance and mobility estimate takes this factor into account and is conservative as it is based on data of the sweep direction that reveals the lower performance characteristics. As a comparative note, there has been no report on hole mobility in transistors built with chemically synthesized GeNWs thus far. In the literature, data on MOSFETs constructed with Ge wafers by the lithography method are scarce. The highest hole mobility reported for Ge MOSFETs is ϳ700 cm 2 /V s. 11 Hole mobility in bulk single-crystal Ge is 1800 cm 2 /V s.
The second type of GeNW FETs consisted of a top-gate and a 12-nm-thick high-(ϳ17) HfO 2 gate insulator layer grown on top of the GeNWs by atomic layer deposition ͑ALD͒͑see Fig. 3͒ . [15] [16] [17] The initial steps of device fabrication were nearly identical to those involved in making the backgate devices, except that the SiO 2 thickness of the SiO 2 /Si substrate used here was 500 nm, and Ti͑30 nm͒/W͑3 nm͒ were used as S and D electrodes ͑S-D distance Lϭ3 m in this case͒. A 12-nm-thick HfO 2 was deposited on the devices at 300°C using alternating surface-saturating reactions of HfCl 4 and H 2 O. 16, 17 The use of W as the top layer of the S and D electrodes afforded a conformal layer 17 of HfO 2 on the S/D and SiO 2 substrate. Following ALD, electron-beam lithography, metal ͑15 nm Ti͒ evaporation, and liftoff were used to fabricate the top-gate, with slight overlap with the S and D. The conformal coverage of HfO 2 on all surface structures on the substrate gave negligible leakage current ͑Ͻ10 pA͒ between the top-gate and S/D for ͉V gs ͉Ͻ3 V.
Typical I ds -V gs and I ds -V ds characteristics of the topgate HfO 2 GeNW FETs are shown in Fig. 4 . The device exhibits I ON /I OFF ϭ10 3 , linear resistances ϳ500 k⍀ for the ON state, subthreshold slope Sϳ750 mV/decade, transconductance in the linear triode region g m ϭdI ds /dV gs ϭ0.19 S and maximum ON state current on the order of ϳ3 A per GeNW. We estimate the peak low-field hole mobility, for the top-gated GeNW FET with ALD HfO 2 as gate insulator, to be around 200 cm 2 /V s from simulations using MEDICI ͑two-dimensional device simulator͒. 18 The GeNW FET results obtained by the current work are interesting in several ways. First, hole mobility of 600 cm 2 /V s is obtained with the back-gated GeNWs FETs. The mobility is close to the highest value ever reported for Ge MOSFETs 11 built on Ge wafers, and points to the high quality and excellent electrical properties of the as-grown GeNWs by our CVD method. Second, in the GeNW FETs with HfO 2 gate insulators, a high-gate dielectric is inte- grated into nanowire-based transistors. This is a significant step towards channel length scaling of nanowire transistors. Third, the growth and processing for the GeNW FETs are all carried out below 400°C, which raises the possibility of three-dimensional integration of electronic devices on any substrates. It is conceivable to build multiple layers ͑with proper insulation between layers͒ of GeNW devices ͑or GeNW electronics on a conventional Si-complementary MOS layer͒ at these temperatures without adversely affecting the devices in the underlying layers. The current GeNW device work, however, represents only a beginning of systematic research on GeNW FETs, and the devices are far from optimized. The back-gate structure does not require post-growth deposition of dielectric materials on the surfaces of GeNWs, which should retain most of the intrinsic properties of the nanowires, thus providing a model system for the investigation of electron transport in the as-grown wires. The device characteristics, however, are nonideal, as manifested by the relatively large subthreshold swings (S ϳ300 mV/decade) as opposed to the theoretical limit of ϳ60 mV/decade. 13 This problem and the existence of hysteresis are likely to be caused by surface states on the nonpassivated Ge wires or interface states between the GeNW and the underlying SiO 2 substrate. S and D metal contacts to the GeNWs may not be perfectly ohmic, which could give rise to a high parasitic resistance at the contacts.
The GeNW FETs with ALD HfO 2 gate insulators exhibit further reduced performance from the back-gated devices, with a higher S of ϳ750 mV/decade and lower mobility. This is attributed to interface states between the HfO 2 and GeNWs and increased carrier scattering in the nanowire, caused by the deposition of HfO 2 . Such a problem is well known for Si and Ge MOSFETs caused by dielectric film deposition on Si and Ge channels. 19 Nevertheless, the GeNW FETs with high-gate dielectrics exhibit promising characteristics, and the performance is at least comparable to that of Ge MOSFETs with HfO 2 gate insulators 20 fabricated on Ge wafers by lithography. For optimization of the GeNW transistors, future work on ohmic contacts and surface and interface passivation is clearly required.
In summary, we have presented single crystalline GeNWs grown by a low-temperature CVD method for building nanowire-based FETs. The individual Ge nanowire devices exhibit promising electrical properties. Integration of high-dielectrics into nanowire transistors has been carried out. The device characteristics and low-temperature fabrication processes suggest that GeNWs are promising building blocks for advanced electronic devices. 
